intelop

The Intelop ipac platform is FPGA based configurable SoC platform that contains all the peripheral functions required for a basic SoC with options to select from a suite of library components that has been ported to this platform. This platform currently supports PPC 405. It can also support MIPS4K series, ARC, ARM7TDMI, and ARM9TDMI embedded processor cores. The high performance ipac architecture could be tailored allowing other processors to be easily integrated. The platform also can be used as a companion chip for high performance standalone processors.

The ipac SoC peripherals, including a system timer, a watchdog timer, an interrupt controller, programmable I/O, an alphanumeric LCD interface, I2C Host, SPI master, 16550 and 16450 UARTs, real-time clock and a high-bandwidth memory controller which supports Flash, SRAM, SDRAM or DDR depending on the user's requirements. The user also has the option to select from a library of cores and subsystems that have been pre-integrated and verified to work in this platform, including an IDE Host, Gigabit Ethernet MAC, 10/100 Ethernet MAC, USB 1.1, USB 2.0, PCI, and PCMCIA Host. Other custom cores and subsystems can be easily integrated into this platform, such as MPEG decoders, Gigabit Ethernet MACs, and 802.11a, 802.11b or 802.16 wireless MACs.

All firmware and driver modules running on Linux. Many applications can be supported by this configurable platform including Network Security Processors, Home Gateways, Network routers, Set-top boxes, Storage Area Network controllers, Network Attached Storage devices, and Access Point controllers for 802.11a, 802.11b, and 802.16.

\*As new IP blocks become available, please contact the factory for the latest updated info.



#### **SPECIFICATIONS:**

- Dual Processor CPU with 8KByte Cache
  - 32 bit PPC-405, RISC ARM720TTM with 16bit instruction extensions
  - 16k/8KByte of four-way set-associative unified cache
  - MMU with 64 entry TLB
- - DSP Co-Processor; Piccolo<sup>TM</sup>
  - 16bit multiply, accumulate instruction
  - 512Byte Instruction cache
- Dual 10/100/1000 Mbit Ethernet MAC/PH
- Dual Memory Subsystem:
  - Dynamic Memory Control
  - 16 bit multiply, accumulate instruction
  - 512Byte Instruction cache
  - 2 or 4 banks per DDR or SDRAM. Static Memory Control
  - 16/32 bit wide data path for SRAM, Flash,
  - **ROM and External I/O**
  - Separate data path for LCD refresh activity
  - Five memory segments of up to 64MByte each
  - Each segment configurable as 16/32 bit
  - Programmable access time
  - 5KB on-chip dual ported SRAM for frame buffer or program/data store
  - Programmable Buzzer
  - PC Card/CompactFlash<sup>TM</sup>
  - NMC1121 PC Card/CompactFlash<sup>TM</sup> controller interface
- Dual Display Subsystem
  - Gray Scale Controller 1
  - 640\*480 pixels with 16 gray levels
  - 5Kb on-chip SRAM frame buffer
  - Single scan monochrome panel support with 1, 2, 4 bits per pixel
  - 240\*160 refresh from on chip frame buffer
  - Color-Mono LCD Controller 2
  - 640\*480 for color or mono STN/DSTN
  - DSTN support up to bpp (4096 colors)
  - TFT support up to bpp (4096 colors)



- Serial Communication Subsystem
  - 2 DMA backed UARTs
  - 115Kbps
  - One with modem control signals
  - IrDA 115Kbps, 1.152Mbps and 4Mbps
- Synchronous Serial Channel #1 with DMA
  - UCB-1.1 Interface
  - Modem codec
  - Touch screen interface
  - Audio codec
  - SPI Master mode
- Power Management Control
  Run mode all functions enabled
  Idle Mode CPU clock shut off
  Snooze Mode LCD refresh from on-chip RAM
  Standby low power, quick transition to RUN
  Deep Sleep Ultra low power
- System Control
   Two 16bit timer/counters
   RTC interrupts at: 31.25ms, 15.62ms, 7.81ms and 3.91ms timer ticks
   Interrupts
  - 3 external IRQ lines- 1 external FIQ lines
  - Programmable buzzer output
    32 bit real time clock (RTC)
    52 CPIOs including 12 column driver for k

52 GPIOs including 12 column driver for keyboard High speed data port, 16Mbyte/s with DMA

 On-Chip Debug and ICE Support JTAG for Multi-ICE interface (CPU + DSP) On-chip Boot ROM Boot through MMC Card or Serial port



Any of the following IP blocks can be ported to run on this platform for evaluation

### Usable-IP Blocks that can be integrated/customized

Hardware IP blocks; VHDL, Verilog, netlist

Network Infrastructure:

• 10/100/1000 Mbit, Tri-speed Ethernet MAC with generic host side interface

Targeted for Xilinx, Altera FPGAs or ASIC design flow

- o 802.3x compliant
- o Programmable Rx FIFOs
- o Programmable TX FIFOs
- o Programmable MAC address filters
- Statistics Counters
- 10/100 M bit MAC with generic host side interfaces

Targeted for Xilinx, Altera FPGAs or ASIC design flow

- o 802.3x compliant
- o Programmable Rx FIFOs
- Programmable TX FIFOs
- o Programmable MAC address filters
- Statistics Counters
- TCP/IP hardware accelerator engine for 10/100/1000 Mbit Ethernet MAC

Targeted for Xilinx, Altera FPGAs or ASIC design flow

- o Decode TCP header and commands, compute TCP checksum
- Decode I/P header and command, compute IP checksum
- Direct interface to packet buffers
- Direct interface to PPC-XXX processors
- o Programmable Rx FIFOs
- Programmable TX FIFOs



### Hardware IP blocks that are ported to this Platform; VHDL, Verilog, netlist

**Network Security:** 

• 10/100/1000 Mbit, Network Search Engine Controller with generic NSE interface

Targeted for Xilinx, Altera FPGAs or ASIC design flow

- Supports Network Search Engines with up to 1024/512 bit wide search words
- o Support for 18 M, 9M, 4.5M NSEs
- Support for Multiple NSEs
- o Support for DDR, QDR, SSRAM
- Customer user definable integrated filter block
- 10/100/1000 Mbit, Network Content Search Processor with generic interface

Targeted for Xilinx, Altera FPGAs or ASIC design flow

- o Scalable search table: 4.5 M, 9M, 18M, 36 M entries
- o Search Engines words with up to 1024/512 bit wide
- o Highly parallel, scalable architecture
- o Interfaces for DDR, SSRAM
- Customer user definable integrated filter block
- Other Network infrastructure blocks

Targeted for Xilinx, Altera FPGAs or ASIC design flow C-DES

- SCALABLE C-DES core 56 bit, VHDL model of the processor, performs DES encryption and decryption.
- Fully compliant with FIPS46-2.
- Fully compliant 56-bit key DES implementation
- Single DES operation
- Encryption and decryption performed in 16/8 clock cycles
- Suitable for ECB, CBC, CFB and OFB implementations
- Suitable for Triple-DES implementation
- No dead clock cycles
- Simple interface and timing



# Bus Interface, I/O interfaces, memory Interfaces Hardware IP blocks; VHDL, Verilog, netlist

#### • 64 bit/66 MHz, 32 bit/33 MHz PCI interfaces

- o Generic host side interface
- o DDR or SDRAM interface
- o Usable in PCI to PCI bridge
- o 1 clock switch/bridge to Memory or other peripheral controllers
- User selectable deep Rd/Wr FiFos

#### • USB 2.0 interface

- o Fully compliant to USB 2.0 specification
- Supports full-speed 12Mbps and high-speed 480Mbps modes
- Supports USB 2.0 Transceiver Macrocell Interface (UTMI)
- Conformed to Virtual Component Interface Standard (VCI)
- o Programmable number of endpoints
- Flexible endpoint configuration
- Support for bulk, interrupt and isochronous transfers
- Supports high-bandwidth mode
- Optionally maximum Packet Size for bulk, interrupt and isochronous endpoints
- Hardware enumeration manager
- o Fully-synchronous design
- Interfaces to any application bus.

#### • USB 1.1 interface

- o Fully compliant to USB 1.1 specification
- o Conformed to Virtual Component Interface Standard (VCI)
- o Programmable number of endpoints
- Flexible endpoint configuration
- Support for bulk, interrupt and isochronous transfers
- Supports high-bandwidth mode
- Optionally maximum Packet Size for bulk, interrupt and isochronous endpoints
- Hardware enumeration manager
- Fully-synchronous design
- Interfaces to any application bus.